

# UNITED STATES DEPARTMENT OF COMMERCE

Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS

Washington, D.C. 20231

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. MÀILLOUX 08/984,562 12/03/97 J 95-0653.02 **EXAMINER** WM02/0201 SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH KIM.H F.O. BOX 2938 ART UNIT ... MINNEAPOLIS MN 55402 2185 The second of th DATE MAILED: 02/01/01

Please find below and/or attached an Office communication concerning this application or proceeding.

**Commissioner of Patents and Trademarks** 

	Application No.		Applicant(s)	,	1 1	
Office Action Summary	08/984	562	Ma	lloux	etal,	
Office Action Summary	Examiner	<b>(/</b>	<b>.</b>		t	
			im	2185		
The MAILING DATE of this communication appears	on the cover s	sheet be	eneath the co	orrespondence	address	
Period for Response		111	١			
Pendo for Response A SHORTENED STATUTORY PERIOD FOR RESPONSE IS SET MAILING DATE OF THIS COMMUNICATION.	TO EXPIRE	2Cth	MU) MONTI	H(S) FROM TH	E	
<ul> <li>Extensions of time may be available under the provisions of 37 CFR 1.13 from the mailing date of this communication.</li> <li>If the period for response specified above is less than thirty (30) days, a</li> <li>If NO period for response is specified above, such period shall, by defaul</li> <li>Failure to respond within the set or extended period for response will, by</li> </ul>	response within th	e statuto	ry minimum of the from the mailing	nirty (30) days will date of this comr	be considered timely.	
Status	1 7					
Responsive to communication(s) filed on 11/07/	00					
☐ This action is FINAL.						
☐ Since this application is in condition for allowance except fo accordance with the practice under <i>Ex parte Quayle</i> , 1935 0				the merits is o	closed in	
Disposition of Claims						
$\times$ Claim(s) 22-32, 59-61 + 63-65			is/are p	is/are pending in the application.		
Of the above claim(s)						
□ Claim(s)			is/are a	is/are allowed.		
□ Claim(s) $22-32$ , $59-61$ , $+63-65$			is/are r	is/are rejected.		
□ Claim(s)						
☐ Claim(s)————————————————————————————————————			are sul	are subject to restriction or election		
Application Papers			require	ement.		
☐ See the attached Notice of Draftsperson's Patent Drawing F	Review, PTO-9	<del>1</del> 8.				
☐ The proposed drawing correction, filed on	is □ app	roved [	☐ disapprove	d.		
☐ The drawing(s) filed on is/are objected	to by the Exa	miner.	••			
☐ The specification is objected to by the Examiner.	•					
☐ The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. § 119 (a)-(d)						
<ul> <li>□ Acknowledgment is made of a claim for foreign priority unde</li> <li>□ All □ Some* □ None of the CERTIFIED copies of the</li> </ul>			•			
□ received.						
<ul> <li>□ received in Application No. (Series Code/Serial Number)</li> <li>□ received in this national stage application from the Intern</li> </ul>				<del></del> •		
*Certified copies not received:				·		
Attachment(s)	•					
☑ Information Disclosure Statement(s), PTO-1449, Paper No(s	s)15	□In	terview Sumr	mary, PTO-413		
				ce of Informal Patent Application, PTO-152		
∩ Notice of Draftsperson's Patent Drawing Review, PTO-948			ther			
Office A	ction Summa	rv				

U. S. Patent and Trademark Office PTO-326 (Rev. 3-97)

Art Unit: 2185

Paper No. 18

-2-

Detailed Action

Claims 22-32, 59-61, and 63-65 are presented for examination. This office action is in . 1.

response to the Amendment filed on 11/7/00.

2. It is noted that this application appears to claim subject matter disclosed in the co-pending

section of this application. Applicants are reminded to maintain a clear line of demarcation

between this application and co-pending applications to avoid possible double patenting.

Claims 22, 59, 60, and 61 are objected to under 37 CFR 1.75(b) as not substantially 3.

differing from each other.

The claims as written do not appear to be substantially different or to provide substantially

different patent protection.

Applicants are required to 1) cancel the objected to claims, (2) amend the claims so that

they are <u>substantially</u> different from any other claims, or (3) provide sufficient reasons why the

claims as presently written are substantially different or provide substantially different patent

protection.

Appropriate correction is required.

Specification

The disclosure is objected to because of the following informalities: on page 29 in line 10, 4.

Art Unit: 2185

Paper No. 18

-3-

Examiner could not locate MUX 123 in Figures 9 or 10.

Appropriate correction is required.

## Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 USC § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.
- 6. Claims 22-32, 59-61, and 63-65 are rejected under 35 USC 102(e) as being anticipated by Manning, U.S. Patent 5,610,864.

As to claim 22, Manning discloses the invention as claimed. Manning discloses a memory circuit, comprises control logic (Fig. 1 Ref. 38 and col.6 lines 26-32); selection and temporary storage circuit (Fig. 1 ref. 18), and a multiplexer (Fig. 1 Ref. 40 and Fig. 5 Ref. 66, multiplexing input address, col. 4 line 19 and selection of external address or internal counter, col. 8 lines 58+) for switching the memory circuit between a burst (col. 6 lines 14-26 and col. 7 lines 43-54) and a pipelined mode of operation (col. 5 lines 43-50).

As to claims 23 and 24, Manning, further discloses external mode select signal and enable

Art Unit: 2185

Paper No. 18

signal (Fig. 1 Ref 38 and col.6 lines 26-32).

As to claim 25, Manning. further discloses write enable and output enable (Fig. 2).

As to claim 26, Manning. further discloses a counter (Fig. 1 Ref. 26).

As to claim 27, Manning. further discloses the counter is used in the burst mode (col. 4 lines 47-49 and col. 8 line 67).

As to claim 28, *Manning* further discloses a second external address (col. 6 lines 14+ and col. 5 lines 43-50).

As to claim 29, Manning. further discloses EDO modes (col. 4 line 50), pipeline mode (col. 5 lines 43-50), and burst mode (col. 7 lines 28+).

As to claims 30 and 31, Manning further discloses no CAS delay latency during a write cycle (col. 5 lines 66+) and at least a two CAS latency during read cycle (col. 7 lines 36-37).

As to claim 32, Manning further discloses an asynchronously accessible memory array (Fig. 1 and EDO constitutes asynchronous memory, col. 6 lines 14-16).

Serial Number: 08/984,562 -5-

Art Unit: 2185 Paper No. 18

As to claim 59, *Manning* discloses an asynchronous dynamic random access memory circuit (Fig. 1 and EDO constitutes asynchronous memory, col. 6 lines 14-16), comprises control logic (Fig. 1 Ref. 38 and col.6 lines 26-32); selection and temporary storage circuit (Fig. 1 Ref. 18) and a first external address (col. 4 lines 16-18 or lines 22-24); a multiplexer (Fig. 1 Ref. 40 and Fig. 5 Ref. 66, multiplexing input address, col. 4 line 19 and selection of external address or internal counter, col. 8 lines 58+); and the control signal for switching the memory circuit between a burst (col. 6 lines 14-26 and col. 7 lines 43-54) and a pipelined mode of operation (col. 5 lines 42-50).

As to claim 60, *Manning* disclose the invention as claimed in claim 22. *Manning* further discloses control logic for providing an external address (col. 6 lines 14+) and the control logic for receiving the first external address and the external mode control signal respectively therefrom and for switching the memory circuit between a first mode of operation and a second mode of operation (col. 6 lines 14+).

As to claim 61, *Manning* disclose the invention as claimed in claim 22. *Manning* further discloses control logic for providing an internal mode control signal (Fig. 1, col. 7 lines 28+, control of /OE signal, CAS latency, and burst length read on this limitation, and col.6 lines 26-32).

Art Unit: 2185

Paper No. 18

-6-

As to claim 63, *Manning* disclose the invention as claimed. *Manning* discloses a memory circuit, comprises control logic for providing a selected mode control signal (Fig. 1 Ref. 38, col.6 lines 26-32 and col. 7 lines 28+); selection and temporary storage circuit (Fig. 1 Ref. 18) and a first external address (col. 4 lines 16-18 or lines 22-24) and a second external address (col. 5 lines 43-50); a first multiplexer (Fig. 1 Ref. 40 and Fig. 5 Ref. 66, multiplexing input address, col. 4 line 19); a second multiplexer (Fig. 1 Ref. 26, selection of external address or internal counter, col. 8 lines 58+); and the control logic for switching the memory circuit between a burst (col. 6 lines 14-26 and col. 7 lines 43-54) and a pipelined mode of operation (col. 5 lines 43-50).

As to claim 64, Manning further disclose a counter (col. 8 lines 58+).

As to claim 65, *Manning* disclose the invention as claimed. *Manning* discloses a memory circuit, comprises control logic for providing a mode control indicating a pipelined mode (col. 5 lines 43-50) or a burst mode of operation (col. 6 lines 14+); selection and temporary storage circuit (Fig. 1 Ref. 18) and a first external address (col. 4 lines 16-18 or lines 22-24) and a second external address (col. 5 lines 43-50); a counter (col. 8 lines 58+); and a pair of multiplexer (Fig. 1 Ref 40 and Fig. 5 Ref. 66, multiplexing input address, col. 4 line 19 and selection of external address or internal counter, col. 8 lines 58+).

Art Unit: 2185

-7-Paper No. 18

### Response to Amendment

7. Applicant's arguments filed on 11/07/00 have been fully considered but they are not persuasive.

Applicant's remarks on pages 1-4 concerning the references not teaching switching between a burst mode and pipeline mode is not considered persuasive. Manning discloses this limitation, see col. 5 lines 43-47 and col. 7 lines 44-55, "the current invention include a pipelined architecture" and "switching between standard fast page mode (non-EDO) and burst mode". In other words, Manning discloses switching between <u>fast page pipeline</u> and <u>burst</u> (See also, Fig. 2 and col. 6 lines 14-22) since Manning discloses that the current invention include a pipelined architecture (col. 5 lines 43-49) which would increase accessing speed.

Applicant's argument that the reference does not disclose first and second multiplexers is not considered persuasive. *Manning* discloses a first and second multiplexers (Fig. 1 Ref. 40 and Fig. 5 Ref. 66, multiplexing input address, col. 4 line 19 and selection of external address or internal counter, col. 8 lines 58+).

Therefore, broadly written claims are disclose by the references cited.

#### Conclusion

- 8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
  - 1. 1996 DRAM Data Book, Micron, pp 5-75 and 7-62.
  - 2. USP 4766431 (abstract).

Art Unit: 2185

-**8**-Paper No. 18

9. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) days from the mail date of this letter. Failure to respond within the period for response will result in **ABANDONMENT** of the application (see 35 USC 133, MPEP 710.02, 710.02(b)).

- 10. Applicants are requested to number each line of each <u>claim</u> starting with line number one to provide easier communication in the future.
- 11. When responding to the office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. He or she must also show how the amendments avoid such references or objections. See 37 C.F.R. § 1.111(c).
- 12. When responding to the office action, Applicants are advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.
- 13. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Hong Kim whose telephone number is (703) 305-3835. The Examiner can

Art Unit: 2185

Paper No. 18

-9-

normally be reached on the weekdays from 8:30 AM to 5:00 PM.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Do Yoo, can be reached on (703) 308-4908.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 305-3900.

#### 14. Any response to this action should be mailed to:

Commissioner of Patents and Trademarks Washington, D.C. 20231

#### or faxed to:

(703) 308-9051-2, (for formal communications intended for entry)

#### Or:

(703) 305-9731 (for informal or draft communications, please label "PROPOSED" or "DRAFT")

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., Sixth Floor (Receptionist).

HK

Patent Examiner January 28, 2001